

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)


(19) World Intellectual Property
Organization
International Bureau(43) International Publication Date
8 January 2004 (08.01.2004)

PCT

(10) International Publication Number
WO 2004/003674 A1

- (51) International Patent Classification⁷: **G05F 1/575**, 1/565
- (21) International Application Number: PCT/EP2003/006295
- (22) International Filing Date: 16 June 2003 (16.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
02291605.0 28 June 2002 (28.06.2002) EP
- (71) Applicant (for all designated States except US): **MOTOROLA INC** [US/US]; 1303 E.Algonquin Road, Schaumburg, IL 60196 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **SICARD, Thierry** [FR/FR]; Motorola Centre De Recherche, Parc Technologique De St Aubin, Route de l'arme Au Merisier, Immeuble Columbia, F-91190 Gif-Sur-Yvette (FR).
- (74) Agent: **MCCORMACK, Derek**; Motorola European Intellectual, Property Operations, Midpoint, Alencon Link, Basingstoke, Hampshire RG21 7PL (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LOW DROP-OUT VOLTAGE REGULATOR AND METHOD



(57) Abstract: A low drop-out voltage regulator (300) and method comprising: a differential transistor arrangement (Q1-Q2) for receiving a reference voltage and in dependence thereon producing a regulated output voltage; an output stage (Q3) for coupling to a load; and a control loop (310) coupled to the differential transistor arrangement for providing a dominant pole. Since a load capacitance is not used for dominant pole, stability of operation may be obtained with a lower load capacitance. The output stage is preferably a closed-loop unity gain amplifier providing a low impedance output. This provides the following advantages: 1 - The output capacitor can be dramatically reduced or removed (a low dominant pole, allows the regulator to work with OnF output capacitor). 2 - internal power consumption can be reduced, improving regulator efficiency. 3 - Low output impedance is provided, with very low DC output resistance. 4 - The load capacitor can have zero ESR (equivalent serial resistance).